

10-02-00

A

FISH & RICHARDSON P.C.

4350 La Jolla Village Drive
Suite 500
San Diego, California
92122

Telephone
858 678-5070

Facsimile
858 678-5099

Web Site
www.fr.com

September 28, 2000

Attorney Docket No.: 10559/274001/P9281

Box Patent Application

Commissioner for Patents
Washington, DC 20231

Presented for filing is a new original patent application of:

Applicant: RAVI P. SINGH, CHARLES P. ROTH AND GREGORY A.
OVERKAMP

Title: DECODE AND DISPATCH OF MULTI-ISSUE AND MULTIPLE
WIDTH INSTRUCTIONS

Enclosed are the following papers, including those required to receive a filing date
under 37 CFR §1.53(b):

	Pages
Specification	14
Claims	5
Abstract	1
Declaration	[To be Filed at a Later Date]
Drawing(s)	6

Enclosures:

— Postcard.

There are 22 total claims, 4 of which are independent.

Basic filing fee	\$0
Total claims in excess of 20 times \$18	\$0
Independent claims in excess of 3 times \$78	\$0
Fee for multiple dependent claims	\$0
Total filing fee:	\$0


CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL558599895US

I hereby certify that this correspondence is being deposited with the
United States Postal Service as Express Mail Post Office to Addressee
with sufficient postage on the date indicated below and is addressed to
the Commissioner for Patents, Washington, D C 20231

Date of Deposit September 28, 2000

Signature


Derek W. Norwood

Typed or Printed Name of Person Signing Certificate

09/28/00
jc925 U.S. PRO

Frederick P. Fish
1855-1930

W.K. Richardson
1859-1951



BOSTON

DALLAS

DELAWARE

NEW YORK

SAN DIEGO

SILICON VALLEY

TWIN CITIES

WASHINGTON, DC

jc914 U.S. PRO
09/675815
09/28/00

[illegible]

Commissioner for Patents

September 28, 2000

Page 2

No filing fee is being paid at this time.

If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS

Fish & Richardson P.C.

Customer Number: 20985

4350 La Jolla Village Drive, Suite 500

San Diego, CA 92122

Respectfully submitted,

Scott C. Harris

Reg. No. 32,030

Enclosures

SCH/rpi

10056247¹ doc

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: DECODE AND DISPATCH OF MULTI-ISSUE AND
MULTIPLE WIDTH INSTRUCTIONS

APPLICANT: RAVI P. SINGH, CHARLES P. ROTH AND GREGORY A.
OVERKAMP

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL558599895US

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit September 28, 2000

Signature 

Derek W. Norwood
Typed or Printed Name of Person Signing Certificate

096744-0990

DECODE AND DISPATCH OF MULTI-ISSUE AND MULTIPLE WIDTH INSTRUCTIONS

TECHNICAL FIELD

This invention relates to digital signal processors,
and more particularly to pre-decoding multiple instructions
from a single instruction register within a digital signal
processor.

BACKGROUND

Digital signal processing is concerned with the
representation of signals in digital form and the
transformation or processing of such signal representation
using numerical computation. Digital signal processing is a
core technology for many of today's high technology products
in fields such as wireless communications, networking, and
multimedia. One reason for the prevalence of digital signal
processing technology has been the development of low cost,
powerful digital signal processors (DSPs) that provide
engineers the reliable computing capability to implement these
products cheaply and efficiently. Since the development of the
first DSPs, DSP architecture and design have evolved to the
point where even sophisticated real-time processing of video-
rate sequences can be performed.

DSPs are often used for a variety of multimedia applications such as digital video, imaging, and audio. DSPs can manipulate the digital signals to create and open such multimedia files.

5 MPEG-1 (Motion Picture Expert Group), MPEG-2, MPEG-4 and H.263 are digital video compression standards and file formats. These standards achieve a high compression rate of the digital video signals by storing mostly changes from one video frame to another, instead of storing each entire frame. 10 The video information may then be further compressed using a number of different techniques.

The DSP may be used to perform various operations on the video information during compression. These operations may include motion search and spatial interpolation 15 algorithms. The primary intention is to measure distortion between blocks within adjacent frames. These operations are computationally intensive and may require high data throughput.

The MPEG family of standards is evolving to keep 20 pace with the increasing bandwidth requirements of multimedia applications and files. Each new version of the standard presents more sophisticated algorithms that place even greater processing requirements on the DSPs used in MPEG compliant video processing equipment.

Video processing equipment manufacturers often rely on application-specific integrated circuits (ASICs) customized for video encoding under the MPEG and H.263 standards.

However, ASICs are complex to design, costly to produce and
 5 less flexible in their application than general-purpose DSPs.

DESCRIPTION OF DRAWINGS

These and other features and advantages of the invention will become more apparent upon reading the following detailed description and upon reference to the accompanying
 10 drawings.

Figure 1 is a block diagram of a mobile video device utilizing a processor according to one embodiment of the present invention.

Figure 2 is a block diagram of a signal processing
 15 system according to an embodiment of the present invention.

Figure 3 is a block diagram of an alternative signal processing system according to an embodiment of the present invention.

Figure 4 illustrates exemplary pipeline stages of the
 20 processor in Figure 1 according to an embodiment of the present invention.

Figure 5 is a block diagram of a multiple source decoder feed system according to one embodiment of the present invention.

Figure 6 illustrates the process of providing a selected instruction from multiple sources to the decoder according to one embodiment of the present invention.

Figure 7 illustrates the process of decoding variable size instructions and multi-issue from a single register according to one embodiment of the present invention.

DETAILED DESCRIPTION

Figure 1 illustrates a mobile video device 100 including a processor according to an embodiment of the invention. The mobile video device 100 may be a hand-held device which displays video images produced from an encoded video signal received from an antenna 105 or a digital video storage medium 120, e.g., a digital video disc (DVD) or a memory card. A processor 110 communicates with a cache memory 115 which may store instructions and data for the processor operations. The processor 110 may be a microprocessor, a digital signal processor (DSP), a microprocessor controlling a slave DSP, or a processor with an hybrid microprocessor/DSP architecture. For the purposes of this application, the processor 110 will be referred to hereinafter as a DSP 110.

The DSP 110 may perform various operations on the encoded video signal, including, for example, analog-to-digital conversion, demodulation, filtering, data recovery,

and decoding. The DSP 110 may decode the compressed digital video signal according to one of various digital video compression standards such as the MPEG-family of standards and the H.263 standard. The decoded video signal may then be
5 input to a display driver 130 to produce the video image on a display 125.

Hand-held devices generally have limited power supplies. Also, video decoding operations are computationally intensive. Accordingly, a processor for use in such a device
10 is advantageously a relatively high speed, low power device.

The DSP 110 may have a deeply pipelined, load/store architecture. By employing pipelining, the performance of the DSP may be enhanced relative to a non-pipelined DSP. Instead of fetching a first instruction, executing the first
15 instruction, and then fetching a second instruction, a pipelined DSP 110 fetches the second instruction concurrently with execution of the first instruction, thereby improving instruction throughput. Further, the clock cycle of a pipelined DSP may be shorter than that of a non-pipelined DSP,
20 in which the instruction must be fetched and executed in the same clock cycle.

Such a DSP 110 is contemplated for use in video camcorders, teleconferencing, PC video cards, and High-Definition Television (HDTV). In addition, the DSP 110 is

also contemplated for use in connection with other technologies utilizing digital signal processing such as voice processing used in mobile telephony, speech recognition, and other applications.

5 Turning now to Figure 2, a block diagram of a signal processing system 200 including DSP 110 according to an embodiment is shown. One or more analog signals are provided by an external source, e.g., antenna 105, to a signal conditioner 202. Signal conditioner 202 is configured to perform certain preprocessing functions upon the analog signals. Exemplary preprocessing functions may include mixing several of the analog signals together, filtering, amplifying, etc. An analog-to-digital converter (ADC) 204 is coupled to receive the preprocessed analog signals from signal conditioner 202 and to convert the preprocessed analog signals to digital signals consisting of samples, as described above. The samples are taken according to a sampling rate determined by the nature of the analog signals received by signal conditioner 202. The DSP 110 is coupled to receive digital signals at the output of the ADC 204. The DSP 110 performs the desired signal transformation upon the received digital signals, producing one or more output digital signals. A digital-to-analog converter (DAC) 206 is coupled to receive the output digital signals from the DSP 110. The DAC 206

converts the output digital signals into output analog signals. The output analog signals are then conveyed to another signal conditioner 208. The signal conditioner 208 performs post-processing functions upon the output analog signals. Exemplary post-processing functions are similar to the preprocessing functions listed above. It is noted that various configurations of the signal conditioners 202 and 208, the ADC 204, and the DAC 206 are well known. Any suitable configuration of these devices may be coupled into a signal processing system 200 with the DSP 110.

Turning next to Figure 3, a signal processing system 300 according to another embodiment is shown. In this embodiment, a digital receiver 302 is configured to receive one or more digital signals and to convey the received digital signals to the DSP 110. As with the embodiment shown in Figure 2, DSP 110 performs the desired signal transformation upon the received digital signals to produce one or more output digital signals. Coupled to receive the output digital signals is a digital signal transmitter 304. In one exemplary application, the signal processing system 300 is a digital audio device in which the digital receiver 302 conveys to the DSP 110 digital signals indicative of data stored on the digital storage device 120. The DSP 110 then processes the digital signals and conveys the resulting output digital signals to the digital

transmitter 304. The digital transmitter 304 then causes values of the output digital signals to be transmitted to the display driver 130 to produce a video image on the display 125.

5 The pipeline illustrated in Figure 4 includes eight stages, which may include instruction fetch 402-403, decode 404, address calculation 405, execution 406-408, and write-back 409 stages. An instruction *i* may be fetched in one clock cycle and then operated on and executed in the pipeline in
10 subsequent clock cycles concurrently with the fetching of new instructions, e.g., *i*+1 and *i*+2.

 Pipelining may introduce additional coordination problems and hazards to processor performance. Jumps in the program flow may create empty slots, or "bubbles," in the
15 pipeline. Situations which cause a conditional branch to be taken or an exception or interrupt to be generated may alter the sequential flow of instructions. After such an
occurrence, an new instruction must be fetched outside of the sequential program flow, making the remaining instructions in
20 the pipeline irrelevant. Methods such as data forwarding, branch prediction, and associating valid bits with instruction addresses in the pipeline may be employed to deal with these complexities.

Figure 5 is a block diagram of a multiple source decoder feed system 500 according to one embodiment of the present invention. The decoder feed system 500 may include a plurality of sources such as an Icache/alignment Unit 505, a loop buffer 510, an emulation instruction register 515, and other sources 520, a 64-bit multiplexer (MUX) 525, a 2-bit multiplexer (MUX) 530, and a decoder 535. The decoder feed system 500 may allow the decoder 535 to be fed directly by one of the plurality of sources without having to transfer data to the instruction register 507. Because the data does not have to be transferred to the instruction register 507 in this particular embodiment, the instruction latency may be reduced and the performance of the DSP 110 is increased. Further, each of the plurality of sources may provide instructions having the same format, including width bits. The design of the decoder 535 may be simplified by ensuring each of the plurality of sources provides similarly formatted instructions, thereby improving on cycle time.

Each of the Icache/alignment unit 505, the loop buffer 510, the emulation instruction register 515, or any other source 520 may be connected to both the 64-bit MUX 525 and the 2-bit MUX 530. Each of these sources may provide instructions of multiple widths, such as 16-bit, 32-bit, or 64-bit instructions. These instructions are provided to the

64-bit MUX 525. Of course, other size MUXs capable of
handling other size instructions may be used without departing
from the spirit of the invention. Each of the sources also
provides a signal to the 2-bit MUX 530 indicative of the width
5 of the instruction provided to the 64-bit MUX 525. With a 2-
bit signal, there are 4 possible values for the 2-bit width
signal. For example, width bits of 00 indicates the
instruction is invalid, width bits of 01 indicates a 16-bit
instruction, width bits of 10 indicates a 32-bit instruction,
10 and width bits of 11 indicates a 64-bit instruction. Once a
particular instruction source is selected, both the
instruction from the 64-bit MUX 525 and the width bits from
the 2-bit MUX 530 from that source may be transferred to the
decoder 535 for processing.

15 The multiplexers 525, 530 of the present invention
provide the proper information to the decoder 535 based on the
selected instruction source 505-520. However, if multiple
sources 505-520 are selected, the multiplexers 525, 530 may
include priority logic to control the distribution of
20 information to the decoder 535. For example, the multiplexers
525, 530 may include priority logic stating that information
from the emulation instruction register 515 has the highest
priority, while information from the Icache/Alignment unit 505
is to be processed prior to information from the loop buffer

510. The priority schedule may be pre-determined or updated throughout processing.

Although two multiplexers 525 and 530 are shown, it can be appreciated that any number of multiplexers may be used to permit selection of additional information. For example, an additional multiplexer may receive pre-decode information from each of the sources 505-520 and send the appropriate pre-decode information to the decoder.

A process 600 for providing instructions to the decoder 535 in accordance with one embodiment of the invention is shown in Figure 6. The process 600 begins at a start block 605. Proceeding to block 610, one or more of the sources provides instructions and corresponding width bits to the MUXs 525, 530. As stated above, the instructions may be a variety of sizes, including 16-bit, 32-bit, or 64-bit. Instructions may be provided by only one of the sources, but instructions and the corresponding width bits may also be provided by two or more of the sources.

Proceeding to block 615, the source to provide the instruction is selected. The DSP 110 may determine that the next instruction be provided by the Icache/alignment unit 505, the loop buffer 510, the emulation instruction register 515, or another source 520. After the DSP 110 determines the instruction to send to the decoder 535, the MUXs 525 and 530

may provide the proper instruction and width bits to the decoder 535.

Proceeding to block 620, the selected instruction and width bit is transferred directly to the decoder 535 without being stored in the instruction register 507. By directly transferring the instructions to the decoder 535, the instruction latency may be lowered and the performance may be increased. The decoder 535 may then execute the instruction. The process then terminates in an end block 630.

Figure 7 illustrates the process 700 of decoding variable size instructions and multi-issue instructions from a single register according to one embodiment of the present invention. The process 700 occurs within one clock cycle, and all instructions presented during the process 700 are decoded substantially simultaneously. The process 700 may accept instructions from any of the plurality of sources 505-520. Further, the process 700 may be used even if only a single source is directly connected to the decoder 535. The process 700 begins at a start block 705. Proceeding to block 710, the size and number of instructions are pre-decoded. As stated above, a 64-bit instruction register 507 may include one 64-bit instruction or multiple smaller instructions. For example, the instruction register 507 may include only a 32-bit instruction, a 32-bit instruction in combination with two 16-bit

instructions, two 32-bit instructions, or other combinations. The size and number of the instructions may be determined from pre-decoding and the 2-bit width bits. The pre-decoding may be performed in the IF2 pipeline stage, thereby decreasing the burden on the decoder 535. After pre-decoding, the DSP 110 knows how many instructions are in the register and the size of each instruction.

Proceeding to block 715, the DSP 110 presents the instructions to be processed to the decoder 535. The DSP 110 presents all the instructions from the instruction register 507 in a single clock cycle. After the instructions are presented to the decoder 535, the process 700 proceeds to block 720. Because the DSP 110 determined the number of instructions present in the instruction register 507 during pre-decoding, this information may be used to determine how many instructions need decoding. In block 720, the decoder 535 decodes each of the instructions. Because the DSP 110 knows the size of each of the plurality of instructions, the decoder 535 knows the starting location of each instruction. The DSP 110 utilizes the information obtained in the pre-decoding to identify the size and location of all instructions to simplify the decoding process. Because the multiple instructions are presented to the decoder 535 at the same time, the decoder 535 can decode all of the instructions in a single clock cycle.

Proceeding to block 730, the next plurality of instructions are presented to the decoder from one of the instruction sources. The process then terminates at an end block 735.

5 Numerous variations and modifications of the invention will become readily apparent to those skilled in the art. Accordingly, the invention may be embodied in other specific forms without departing from its spirit or essential characteristics.

WHAT IS CLAIMED IS:

1 1. A method of handling a plurality of
2 instructions within a processor comprising:

3 loading the plurality of instructions into a
4 register;

5 determining the number and size of the plurality of
6 instructions; and

7 decoding the plurality of instructions.

8 2. The method of Claim 1, further comprising
9 decoding the plurality of instructions within a single clock
10 cycle.

11 3. The method of Claim 1, further comprising
12 decoding the plurality of instructions substantially
13 simultaneously.

14 4. The method of Claim 1, further comprising
15 decoding width bits to determine the size of the instructions.

16 5. The method of Claim 1, further comprising
17 communicating the number and size of the plurality of
18 instructions to the decoder.

1 6. The method of Claim 1, further comprising
2 loading a first of the plurality of instructions having a
3 first size and a second of the plurality of instructions
4 having a second size.

1 7. The method of Claim 6, further comprising
2 loading a first of the plurality of instructions having a
3 first size, and loading a second and a third of the plurality
4 of instructions having a second size, wherein the first size
5 is 32-bits and the second size is 16-bits.

1 8. The method of Claim 1, handling the plurality
2 of instructions within a digital signal processor.

1 9. A method of decoding a plurality of
2 instructions within a processor comprising:

3 determining the size of the plurality of
4 instructions;

5 presenting the plurality of instructions from an
6 instruction register to a decoder; and

7 decoding each of the plurality of instructions
8 within a single clock cycle.

1 10. The method of Claim 7, further comprising
2 simultaneously presenting each of the plurality of
3 instructions to the decoder.

1 11. The method of Claim 7, further comprising pre-
2 decoding the plurality of instructions to determine the width
3 of the plurality of instructions.

1 12. The method of Claim 7, further comprising
2 loading a next plurality of instructions into the single
3 instruction register.

1 13. The method of Claim 9, further comprising
2 decoding a plurality of instructions in a digital signal
3 processor.

1 14. A processor comprising:

2 an instruction register capable of holding a
3 plurality of instructions;

4 a pre-decoder which determines the size and number
5 of the plurality of instructions; and

6 a decoder which substantially simultaneously
7 receives the plurality of instructions from the instruction
8 register, wherein the decoder decodes each of the plurality of
9 instructions within a single clock cycle.

1 15. The processor of Claim 14, wherein the pre-
2 decoder determines width bits.

1 16. The processor of Claim 15, wherein the pre-
2 decoder receives information from each instruction source.

1 17. The processor of Claim 14, wherein the pre-
2 decoder communicates the number and size of the plurality of
3 instructions to the decoder.

1 18. The processor of Claim 14, wherein the
processor is a digital signal processor.

1 19. An apparatus, including instructions residing
2 on a machine-readable storage medium, for use in a machine
3 system to handle a plurality of instructions, the instructions
4 causing the machine to:

5 determine the size of the plurality of instructions;
6 present the plurality of instructions from an
7 instruction register into a decoder; and

8 decode each of the plurality of instructions within
9 a single clock cycle.

1 20. The apparatus of Claim 19, wherein each of the
2 plurality of instructions is simultaneously presented to the
3 decoder.

1 21. The apparatus of Claim 19, wherein the size of
2 the plurality of instructions is determined from width bits.

1 22. The apparatus of Claim 19, wherein a next
2 plurality of instructions is loaded into the single
3 instruction register.

ABSTRACT

In one particular embodiment, a processor receives and processes a plurality of instruction from a single instruction register. The processor loads the plurality of instructions into a single register and determines the number and size of instructions while the instructions are in the register. Each of the plurality of instructions is then simultaneously presented to the decoder. The decoder then decodes a first of the plurality of instructions and determines whether any additional instructions are present.

10053428.doc




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7